Introduction
Deployments of wireless and wireline systems demand high-performance and low-cost mixed-signal SoCs in scaled CMOS technologies. Short channel effects in scaled CMOS increases the complexity in SPICE MOSFET models, and the increased variability in CMOS process requests careful attentions in the task of model parameter extraction. Since the conventional model parameter extraction and variability analysis are primarily based on digital circuits, such as transistors, ring oscillators and SRAM [1] , verification and re-optimization methods of analog characteristics between simulations and measurements should be established to avoid unpredicted yield loss. For the contribution to the enhanced design productivity, this verification process should be closely related to the state-of-the-art analog design methodology.
Verification Method of Analog Model Parameters
g m /I D design methodology acts as a transistor sizing tool for low-power designs since g m /I D , the ratio of transconductance g m over drain current I D , can specify the all device operation regions from strong to weak inversion regions [2] . Lookup tables, representing the relationship between overdrive voltage V ov and g m /I D , and transit frequency f T , intrinsic gain g m /g ds , where g ds is the output conductance of a transistor, and current density I D /W as a function of g m /I D for various Ls, are generated by SPICE corner simulations for the worst-case design of analog circuits [3] . 0.18m nMOS transistor simulation results including typical and corner conditions as well as the measurement results obtained from DC and RF measurements of a test chip are plotted for each technology metric of g m /I D lookup tables in Fig. 1 . Die micrograph and organization of the test chip with nMOS and pMOS transistors with various Ls ranging from 0.18m to 0.44 m as well as de-embedding patterns for f T measurement are presented in Fig. 2 .
From Fig. 1 , notable disagreements between the simulations and measurements are observed in f T and I D /W plots. The disagreement in g m /I D lookup tables is quantitatively evaluated by the error index Err(L) for each L, as given in (1) and (2), and Err(L)s for original and after re-optimization are summarized in Table I , where Err(L) over 10% is highlighted. The average value of original Err(L) is calculated as 15.1%, and this disagreement results the underestimation of OTA settling time around 18%. Therefore, it is concluded that MOSFET analog parameters should be re-optimized. (1) 
Re-optimization of MOSFET analog parameters
The analog parameter re-optimization sequence is presented in Fig. 3 . Primary guidelines of the re-optimization are 1) minimizing the number of re-optimized parameters and 2) minimizing the influences to digital characteristics. The following calibration strategy is determined from the parameter sorting table, as shown in Table II, Table II , and from Err(L) sensitivity analysis only b0 (bulk charge effect coefficient) is optimized. The impact of digital characteristics through the re-optimization is evaluated by the relative change of 11-stage ring oscillator delay t d as shown in Table III. Calibrations for the subthreshold and g m /g ds disagreements do not influence the delay as is expected; however f T calibration shifts t d since f T is inversely proportional to t d from the first order analysis. After the entire re-optimization process, Err(L) is reduce to the values as shown in Table I Fig. 3 Sequence of MOSFET analog parameter re-optimization.
